Sciweavers

391 search results - page 6 / 79
» Efficient Self-Reconfigurable Implementations Using On-chip ...
Sort
View
WISA
2004
Springer
14 years 6 days ago
Secure and Efficient AES Software Implementation for Smart Cards
In implementing cryptographic algorithms on limited devices such as smart cards, speed and memory optimization had always been a challenge. With the advent of side channel attacks,...
Elena Trichina, Lesya Korkishko
VLSID
2001
IEEE
200views VLSI» more  VLSID 2001»
14 years 7 months ago
Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures
The emergence of several communication architectures for System-on-Chips provides designers with a variety of design alternatives. In addition, the need to customize the system ar...
Kanishka Lahiri, Sujit Dey, Anand Raghunathan
IPPS
2010
IEEE
13 years 4 months ago
Efficient hardware support for the Partitioned Global Address Space
We present a novel architecture of a communication engine for non-coherent distributed shared memory systems. The shared memory is composed by a set of nodes exporting their memory...
Holger Fröning, Heiner Litz
WAE
2001
281views Algorithms» more  WAE 2001»
13 years 8 months ago
Using PRAM Algorithms on a Uniform-Memory-Access Shared-Memory Architecture
The ability to provide uniform shared-memory access to a significant number of processors in a single SMP node brings us much closer to the ideal PRAM parallel computer. In this pa...
David A. Bader, Ajith K. Illendula, Bernard M. E. ...
IJCAI
1989
13 years 8 months ago
Experiences Implementing a Parallel ATMS on a Shared-Memory Multiprocessor
The Assumption-Based Truth Maintenance System (ATMS) is an important tool in A I . So far its wider use has been limited due to the enormous computational resources which it requi...
Edward Rothberg, Anoop Gupta