Sciweavers

1742 search results - page 282 / 349
» Embedded MPLS Architecture
Sort
View
JTAER
2008
118views more  JTAER 2008»
13 years 7 months ago
Service and Document Based Interoperability for European eCustoms Solutions
Innovative eCustoms solutions play an important role in the pan-European eGovernment strategy. The underlying premise is interoperability postulating a common understanding of pro...
Tobias Vogel, Alexander Schmidt, Alexander Lemm, H...
EDBT
2006
ACM
266views Database» more  EDBT 2006»
14 years 9 months ago
From Analysis to Interactive Exploration: Building Visual Hierarchies from OLAP Cubes
We present a novel framework for comprehensive exploration of OLAP data by means of user-defined dynamic hierarchical visualizations. The multidimensional data model behind the OLA...
Svetlana Vinnik, Florian Mansmann
CGO
2010
IEEE
14 years 3 months ago
Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bi
For memory constrained embedded systems code size is at least as important as performance. One way of increasing code density is to exploit compact instruction formats, e.g. ARM T...
Tobias J. K. Edler von Koch, Igor Böhm, Bj&ou...
HPCA
2009
IEEE
14 years 3 months ago
Reconciling specialization and flexibility through compound circuits
While parallelism and multi-cores are receiving much attention as a major scalability path, customization is another, orthogonal and complementary, scalability path which can targ...
Sami Yehia, Sylvain Girbal, Hugues Berry, Olivier ...
LCTRTS
2009
Springer
14 years 3 months ago
A compiler optimization to reduce soft errors in register files
Register file (RF) is extremely vulnerable to soft errors, and traditional redundancy based schemes to protect the RF are prohibitive not only because RF is often in the timing c...
Jongeun Lee, Aviral Shrivastava