Sciweavers

710 search results - page 127 / 142
» Estimating design time for system circuits
Sort
View
ICDCS
2008
IEEE
14 years 2 months ago
Availability and Fairness Support for Storage QoS Guarantee
Multi-dimensional storage virtualization (MDSV) allows multiple virtual disks, each with a distinct combination of capacity, latency and bandwidth requirements, to be multiplexed ...
Gang Peng, Tzi-cker Chiueh
INFOCOM
2005
IEEE
14 years 2 months ago
Predicting Internet end-to-end delay: a multiple-model approach
This paper presents a novel approach to predict the Internet end-to-end delay using multiple-model (MM) methods. The basic idea of the MM method is to assume the system dynamics c...
Ming Yang, Jifeng Ru, X. Rong Li, Huimin Chen, Anw...
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
14 years 1 months ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar
SDM
2010
SIAM
115views Data Mining» more  SDM 2010»
13 years 10 months ago
Radius Plots for Mining Tera-byte Scale Graphs: Algorithms, Patterns, and Observations
Given large, multi-million node graphs (e.g., FaceBook, web-crawls, etc.), how do they evolve over time? How are they connected? What are the central nodes and the outliers of the...
U. Kang, Charalampos E. Tsourakakis, Ana Paula App...
CODES
2008
IEEE
14 years 2 months ago
Intra- and inter-processor hybrid performance modeling for MPSoC architectures
The heterogeneity of modern MPSoC architectures, coupled with the increasing complexity of the applications mapped onto them has recently led to a lot of interest in hybrid perfor...
Frank E. B. Ophelders, Samarjit Chakraborty, Henk ...