Sciweavers

72 search results - page 10 / 15
» Estimation and optimization of reliability of noisy digital ...
Sort
View
ASYNC
1998
IEEE
71views Hardware» more  ASYNC 1998»
13 years 12 months ago
Towards Asynchronous A-D Conversion
Analogue to digital (A-D) converters with a xed conversion time are subject to errors due to metastability. These errors will occur in all converter designs with a bounded time fo...
D. J. Kinniment, Alexandre Yakovlev, Fei Xia, B. G...
VLSID
2009
IEEE
155views VLSI» more  VLSID 2009»
14 years 8 months ago
Unified Challenges in Nano-CMOS High-Level Synthesis
: The challenges in nano-CMOS circuit design include the following: variability, leakage, power, thermals, reliability, and yield. This talk will focus on interdependent considerat...
Saraju P. Mohanty
CASES
2006
ACM
14 years 1 months ago
Methods for power optimization in distributed embedded systems with real-time requirements
Dynamic voltage scaling and sleep state control have been shown to be extremely effective in reducing energy consumption in CMOS circuits. Though plenty of research papers have st...
Razvan Racu, Arne Hamann, Rolf Ernst, Bren Mochock...
ISQED
2007
IEEE
125views Hardware» more  ISQED 2007»
14 years 1 months ago
Modeling of PMOS NBTI Effect Considering Temperature Variation
Negative bias temperature instability (NBTI) has come to the forefront of critical reliability phenomena in advanced CMOS technology. In this paper, we propose a fast and accurate...
Hong Luo, Yu Wang 0002, Ku He, Rong Luo, Huazhong ...
PIMRC
2008
IEEE
14 years 2 months ago
BER analysis of single-carrier MPAM in the presence of ADC quantization noise
— Noisy radio frequency (RF) circuits tend to degrade the system performance, especially in high frequency communication systems. The performance analysis of such systems is norm...
Umar H. Rizvi, Gerard J. M. Janssen, Jos H. Weber