Sciweavers

1099 search results - page 170 / 220
» Evaluating Integration Architectures - A Scenario-Based Eval...
Sort
View
LCPC
2005
Springer
14 years 2 months ago
Compiler Control Power Saving Scheme for Multi Core Processors
With the increase of transistors integrated onto a chip, multi core processor architectures have attracted much attention to achieve high effective performance, shorten developmen...
Jun Shirako, Naoto Oshiyama, Yasutaka Wada, Hiroak...
GRID
2004
Springer
14 years 2 months ago
Usage Policy-Based CPU Sharing in Virtual Organizations
Resource sharing within Grid collaborations usually implies specific sharing mechanisms at participating sites. Challenging policy issues can arise within virtual organizations (V...
Catalin Dumitrescu, Ian T. Foster
ICLP
2003
Springer
14 years 1 months ago
Flow Java: Declarative Concurrency for Java
Abstract. Logic variables pioneered by (concurrent) logic and concurrent constraint programming are powerful mechanisms for automatically synchronizing concurrent computations. The...
Frej Drejhammar, Christian Schulte, Per Brand, Sei...
ICECCS
2002
IEEE
93views Hardware» more  ICECCS 2002»
14 years 1 months ago
Mnemosyne: Designing and Implementing Network Short-Term Memory
Network traffic logs play an important role in incident analysis. With the increasing throughput of network links, maintaining a complete log of all network activity has become a...
Giovanni Vigna, Andrew Mitchel
ICRA
2002
IEEE
105views Robotics» more  ICRA 2002»
14 years 1 months ago
Learning Behavioral Parameterization using Spatio-Temporal Case-Based Reasoning
This paper presents an approach to learning an optimal behavioral parameterization in the framework of a Case-Based Reasoning methodology for autonomous navigation tasks. It is ba...
Maxim Likhachev, Michael Kaess, Ronald C. Arkin