Sciweavers

754 search results - page 136 / 151
» Evaluating Software Architectures for Real-Time Systems
Sort
View
EUROPAR
2001
Springer
14 years 5 days ago
VIA Communication Performance on a Gigabit Ethernet Cluster
As the technology for high-speed networks has evolved over the last decade, the interconnection of commodity computers (e.g., PCs and workstations) at gigabit rates has become a re...
Mark Baker, Paul A. Farrell, Hong Ong, Stephen L. ...
IPCCC
1999
IEEE
13 years 12 months ago
Management policies for non-volatile write caches
Many computer hardware and software architectures buffer data in memory to improve system performance. Volatile disk or file caches are sometimes used to delay the propagation of ...
Theodore R. Haining, Darrell D. E. Long
WSC
1997
13 years 9 months ago
Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter
We present an extension to an existing SPARC V8 instruction set simulator, SimICS, to support accurate profiling of branches and instruction cache misses. SimICS had previously su...
Peter S. Magnusson
TSI
2008
129views more  TSI 2008»
13 years 7 months ago
COSMOS, composition de noeuds de contexte
Ubiquitous applications are facing a large diversity of execution contexts. However, this diversity requires some continual adaptation to preserve the correct execution of these ap...
Denis Conan, Romain Rouvoy, Lionel Seinturier
IHI
2010
173views Healthcare» more  IHI 2010»
13 years 2 months ago
Towards large-scale sharing of electronic health records of cancer patients
The rising cost of healthcare is one of the major concerns faced by the nation. One way to lower healthcare costs and provide better quality care to patients is through the effect...
Praveen R. Rao, Stanley A. Edlavitch, Jeffrey L. H...