366 search results - page 49 / 74 » Evaluating the Performance of Skeleton-Based High Level Para... |
ICS
2009
Tsinghua U.
14 years 1 months ago
2009
Tsinghua U.
The Cell BE is a multicore processor with eight vector accelerators (called SPEs) that implement explicit cache management through direct memory access engines. While the Cell has...
IPPS
2010
IEEE
13 years 4 months ago
2010
IEEE
With the shrinking of transistors continuing to follow Moore's Law and the non-scalability of conventional outof-order processors, multi-core systems are becoming the design ...
APCSAC
2003
IEEE
14 years 2 days ago
2003
IEEE
This paper introduces a method which can be used to map applications written in a high level source language program, like C, to a coarse grain reconfigurable architecture, MONTIU...
FCCM
2011
IEEE
12 years 10 months ago
2011
IEEE
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
SIGARCH
2008
13 years 6 months ago
2008
As multicore architectures gain widespread use, it becomes increasingly important to be able to harness their additional processing power to achieve higher performance. However, e...