Sciweavers

197 search results - page 29 / 40
» Evaluation of Computing in Memory Architectures for Digital ...
Sort
View
JSA
2010
173views more  JSA 2010»
13 years 1 months ago
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue th...
Quentin L. Meunier, Frédéric P&eacut...
ICC
2007
IEEE
122views Communications» more  ICC 2007»
14 years 1 months ago
Seamless Multimedia Broadcasting Over cdma2000 BCMCS Networks
— Recent advances in communication and mobile computing have made it possible for cellular networks and digital broadcasting systems to converge on the basis of their common mult...
Yongwoo Cho, Kyungtae Kang, Heonshik Shin
TRIDENTCOM
2006
IEEE
14 years 22 days ago
Characterizing energy consumption in a visual sensor network testbed
Abstract— In this work we characterize the energy consumption of a visual sensor network testbed. Each node in the testbed consists of a ”single-board computer”, namely Cross...
Cintia B. Margi, Vladislav Petkov, Katia Obraczka,...
CCS
2008
ACM
13 years 8 months ago
Code injection attacks on harvard-architecture devices
Harvard architecture CPU design is common in the embedded world. Examples of Harvard-based architecture devices are the Mica family of wireless sensors. Mica motes have limited me...
Aurélien Francillon, Claude Castelluccia
ANCS
2007
ACM
13 years 10 months ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos