558 search results - page 50 / 112 » Evaluation of the JIAJIA Software DSM System on High Perform... |
PDP
2011
IEEE
12 years 11 months ago
2011
IEEE
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
IVA
2009
Springer
14 years 2 months ago
2009
Springer
Abstract. Several challenges remain in the effort to build software capable of conducting realtime dialogue with people. Part of the problem has been a lack of realtime flexibili...
HIPEAC
2009
Springer
14 years 6 days ago
2009
Springer
Abstract. In transactional memory, aborted transactions reduce performance, and waste computing resources. Ideally, concurrent execution of transactions should be optimally ordered...
ICS
2009
Tsinghua U.
14 years 2 months ago
2009
Tsinghua U.
Ethernet line rates are projected to reach 100 Gbits/s by as soon as 2010. While in principle suitable for high performance clustered and parallel applications, Ethernet requires ...
ACSAC
2006
IEEE
14 years 1 months ago
2006
IEEE
Address space randomization is an emerging and promising method for stopping a broad range of memory corruption attacks. By randomly shifting critical memory regions at process in...