Sciweavers

617 search results - page 44 / 124
» Experiences in Design and Implementation of a High Performan...
Sort
View
ANCS
2005
ACM
14 years 1 months ago
Gigabit routing on a software-exposed tiled-microprocessor
This paper investigates the suitability of emerging tiled-architectures, equipped with low-latency on-chip networks, for high-performance network routing. In this paper, we presen...
Umar Saif, James W. Anderson, Anthony Degangi, Ana...
ACMSE
2004
ACM
14 years 1 months ago
Implementing the TEA algorithm on sensors
Sensors are tiny computers with limited computational capability and physical resources. The implementation of secure protocols for sensor network is a big challenge. In order to ...
Shuang Liu, Olga V. Gavrylyako, Phillip G. Bradfor...
PDP
2007
IEEE
14 years 2 months ago
HAND: Highly Available Dynamic Deployment Infrastructure for Globus Toolkit 4
—Grid computing is becoming more and more attractive for coordinating large-scale heterogeneous resource sharing and problem solving. Of particular interest for effective Grid co...
Li Qi, Hai Jin, Ian T. Foster, Jarek Gawor
DAC
2007
ACM
14 years 8 months ago
Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design
This work is motivated by the strong demand of reliability enhancement over flash memory. Our objective is to improve the endurance of flash memory with limited overhead and witho...
Yuan-Hao Chang, Jen-Wei Hsieh, Tei-Wei Kuo
PPOPP
1997
ACM
13 years 12 months ago
The Interaction of Parallel Programming Constructs and Coherence Protocols
Some of the most common parallel programming idioms include locks, barriers, and reduction operations. The interaction of these programming idioms with the multiprocessor's c...
Ricardo Bianchini, Enrique V. Carrera, Leonidas I....