Sciweavers

774 search results - page 38 / 155
» Experiences of low power design implementation and verificat...
Sort
View
DAC
2003
ACM
14 years 9 months ago
A low-energy chip-set for wireless intercom
A low power wireless intercom system is designed and implemented. Two fully-operational ASICs, integrating custom and commercial IP, implement the entire digital portion of the pr...
M. Josie Ammer, Michael Sheets, Tufan C. Karalar, ...
ASE
2008
102views more  ASE 2008»
13 years 8 months ago
Model driven code checking
Model checkers were originally developed to support the formal verification of high-level design models of distributed system designs. Over the years, they have become unmatched in...
Gerard J. Holzmann, Rajeev Joshi, Alex Groce
ARITH
2005
IEEE
14 years 2 months ago
Low Latency Pipelined Circular CORDIC
The pipelined CORDIC with linear approximation to rotation has been proposed to achieve reductions in delay, power and area; however, the schemes for rotation (multiplication) and...
Elisardo Antelo, Julio Villalba
TVLSI
1998
99views more  TVLSI 1998»
13 years 8 months ago
Some experiments about wave pipelining on FPGA's
— Wave pipelining offers a unique combination of high speed, low latency, and moderate power consumption. The construction of wave pipelines is benefited by the use of gates and...
Eduardo I. Boemo, Sergio López-Buedo, Juan ...
CIARP
2004
Springer
14 years 2 months ago
Speaker Verification Using Coded Speech
Abstract. The implementation of a pseudo text-independent Speaker Verification system is described. This system was designed to use only information extracted directly from the cod...
Antonio Moreno-Daniel, Biing-Hwang Juang, Juan Art...