Sciweavers

17 search results - page 3 / 4
» Experiences with Locking in a NUMA Multiprocessor Operating ...
Sort
View
CIIA
2009
13 years 8 months ago
Software Platform based Embedded Multiprocessor SoC Prototyping
This paper describes our experience in processor/threads synchronization using the POSIX API standard for MPSoC virtual applications prototyping. Spin-Lock (Binary Semaphore) imple...
Benaoumeur Senouci, Ali El Moussaoui, Bernard Goos...
OSDI
1996
ACM
13 years 9 months ago
The Synergy Between Non-Blocking Synchronization and Operating System Structure
Non-blocking synchronization has significant advantages over blocking synchronization: however, it has not been used to a significant degree in practice. We designed and implement...
Michael Greenwald, David R. Cheriton
RTSS
2007
IEEE
14 years 1 months ago
Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
Miao Liu, Zili Shao, Meng Wang, Hongxing Wei, Tian...
EUROSYS
2009
ACM
14 years 4 months ago
xCalls: safe I/O in memory transactions
Memory transactions, similar to database transactions, allow a programmer to focus on the logic of their program and let the system ensure that transactions are atomic and isolate...
Haris Volos, Andres Jaan Tack, Neelam Goyal, Micha...
PPOPP
2010
ACM
14 years 2 months ago
Load balancing on speed
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
Steven Hofmeyr, Costin Iancu, Filip Blagojevic