Sciweavers

1488 search results - page 168 / 298
» Experimental Assessment of Parallel Systems
Sort
View
PDP
2005
IEEE
15 years 10 months ago
Memory Bandwidth Aware Scheduling for SMP Cluster Nodes
Clusters of SMPs are becoming increasingly common. However, the shared memory design of SMPs and the consequential contention between system processors for access to main memory c...
Evangelos Koukis, Nectarios Koziris
EUROPAR
2010
Springer
15 years 5 months ago
Efficient Address Mapping of Shared Cache for On-Chip Many-Core Architecture
Abstract. Performance of the on-chip cache is critical for processor. The multithread program model usually employed by on-chip many-core architectures may have effects on cache ac...
Fenglong Song, Dongrui Fan, Zhiyong Liu, Junchao Z...
WWW
2006
ACM
16 years 5 months ago
Reappraising cognitive styles in adaptive web applications
The mechanisms for personalisation used in web applications are currently the subject of much debate amongst researchers from many diverse subject areas. One of the most contempor...
Adam Moore, Elizabeth J. Brown, Helen Ashman, Tim ...
CGO
2010
IEEE
15 years 11 months ago
Parameterized tiling revisited
Tiling, a key transformation for optimizing programs, has been widely studied in literature. Parameterized tiled code is important for auto-tuning systems since they often execute...
Muthu Manikandan Baskaran, Albert Hartono, Sanket ...
IPPS
2008
IEEE
15 years 10 months ago
Early experience with out-of-core applications on the Cray XMT
This paper describes our early experiences with a preproduction Cray XMT system that implements a scalable shared memory architecture with hardware support for multithreading. Unl...
Daniel G. Chavarría-Miranda, Andrès ...