Sciweavers

326 search results - page 28 / 66
» Experimenting different software architectures performance t...
Sort
View
ETS
2010
IEEE
130views Hardware» more  ETS 2010»
13 years 8 months ago
A distributed architecture to check global properties for post-silicon debug
Post-silicon validation and debug, or ensuring that software executes correctly on the silicon of a multi-processor system-on-chip (MPSOC) is complicated, as it involves checking g...
Erik Larsson, Bart Vermeulen, Kees Goossens
AEI
2006
101views more  AEI 2006»
13 years 7 months ago
Design issues for assistive robotics for the elderly
The worldwide population of elderly people is growing rapidly and in the coming decades the proportion of older people in the developed countries will change significantly. This d...
Qinggang Meng, Mark H. Lee
SIGSOFT
2009
ACM
14 years 8 days ago
Qos-driven runtime adaptation of service oriented architectures
Runtime adaptation is recognized as a viable way for a serviceoriented system to meet QoS requirements in its volatile operating environment. In this paper we propose a methodolog...
Valeria Cardellini, Emiliano Casalicchio, Vincenzo...
HASE
2007
IEEE
14 years 1 months ago
Systems Architectures for Transactional Network Interface
Systems such as software transactional memory and some exception handling techniques use transactions. However, a typical limitation of such systems is that they do not allow syst...
Manish Marwah, Shivakant Mishra, Christof Fetzer
EUROPAR
2009
Springer
14 years 2 months ago
High Performance Matrix Multiplication on Many Cores
Moore’s Law suggests that the number of processing cores on a single chip increases exponentially. The future performance increases will be mainly extracted from thread-level par...
Nan Yuan, Yongbin Zhou, Guangming Tan, Junchao Zha...