Sciweavers

610 search results - page 84 / 122
» Fast Modular Reduction
Sort
View
ICASSP
2008
IEEE
14 years 1 months ago
Frame-based acoustic feature integration for speech understanding
With the purpose of improving Spoken Language Understanding (SLU) performance, a combination of different acoustic speech recognition (ASR) systems is proposed. State a-posteriori...
Loic Barrault, Christophe Servan, Driss Matrouf, G...
VTC
2008
IEEE
14 years 1 months ago
Reduced-Complexity Adaptive Receiver Algorithms for 4G SU-MIMO Systems
Abstract—In this paper we present reduced-complexity highperformance receivers for single-user MIMO systems that employ coded OFDM transmission with bit-interleaved coded modulat...
Ozgun Y. Bursalioglu, Haralabos C. Papadopoulos, C...
GLVLSI
2007
IEEE
115views VLSI» more  GLVLSI 2007»
14 years 1 months ago
Novel architectures for efficient (m, n) parallel counters
Parallel counters are key elements in many arithmetic circuits, especially fast multipliers. In this paper, novel architectures and designs for high speed, low power (3, 2), (7, 3...
Sreehari Veeramachaneni, Lingamneni Avinash, Kirth...
ICRA
2007
IEEE
147views Robotics» more  ICRA 2007»
14 years 1 months ago
Fixed-lag Sampling Strategies for Particle Filtering SLAM
— We describe two new sampling strategies for Rao-Blackwellized particle filtering SLAM. The strategies, called fixed-lag roughening and the block proposal distribution, both e...
Kristopher R. Beevers, Wesley H. Huang
SIES
2007
IEEE
14 years 1 months ago
Design Space Exploration with Evolutionary Multi-Objective Optimisation
— High level synthesis is one of the next major steps to improve the hw/sw co-design process. The advantages of high nthesis are two-fold. At first the level of abstraction is r...
Martin Holzer 0002, Bastian Knerr, Markus Rupp