Sciweavers

85 search results - page 6 / 17
» Fast Out-Of-Order Processor Simulation Using Memoization
Sort
View
SBACPAD
2006
IEEE
102views Hardware» more  SBACPAD 2006»
14 years 2 months ago
Ultra-Fast CPU Performance Prediction: Extending the Monte Carlo Approach
Performance evaluation of contemporary processors is becoming increasingly difficult due to the lack of proper frameworks. Traditionally, cycle-accurate simulators have been exte...
Ram Srinivasan, Jeanine Cook, Olaf M. Lubeck
ISPASS
2009
IEEE
14 years 3 months ago
Accurately approximating superscalar processor performance from traces
Trace-driven simulation of superscalar processors is particularly complicated. The dynamic nature of superscalar processors combined with the static nature of traces can lead to l...
Kiyeon Lee, Shayne Evans, Sangyeun Cho
CGF
2005
136views more  CGF 2005»
13 years 8 months ago
Practical CFD Simulations on Programmable Graphics Hardware using SMAC
The explosive growth in integration technology and the parallel nature of rasterization-based graphics APIs changed the panorama of consumer-level graphics: today, GPUs are cheap,...
Carlos Eduardo Scheidegger, João Luiz Dihl ...
CATA
2006
13 years 10 months ago
Understanding the Behavior of Simultaneous Multithreaded and Multiprocessor Architectures
Neither simulation results nor real system results give an explanation to the behavior of advanced computer systems for the full design spectrum. In this paper, we present simple ...
Nagi N. Mekhiel
ISVLSI
2006
IEEE
150views VLSI» more  ISVLSI 2006»
14 years 2 months ago
Design and Analysis of a Low Power VLIW DSP Core
Power consumption has been the primary issue in processor design, with various power reduction strategies being adopted from system-level to circuitlevel. In order to develop a po...
Chan-Hao Chang, Diana Marculescu