Sciweavers

730 search results - page 109 / 146
» Faster dimension reduction
Sort
View
SI3D
2010
ACM
14 years 3 months ago
Fast capacity constrained Voronoi tessellation
Lloyd relaxation is widely employed to generate point distribution for a variety of applications in computer graphics, computer vision, and image processing. However, Lloyd relaxa...
Hongwei Li, Diego Nehab, Li-Yi Weiy, Pedro V. Sand...
GLVLSI
2008
IEEE
129views VLSI» more  GLVLSI 2008»
14 years 3 months ago
Variational capacitance modeling using orthogonal polynomial method
In this paper, we propose a novel statistical capacitance extraction method for interconnects considering process variations. The new method, called statCap, is based on the spect...
Jian Cui, Gengsheng Chen, Ruijing Shen, Sheldon X....
HPDC
2006
IEEE
14 years 2 months ago
Path Grammar Guided Trace Compression and Trace Approximation
Trace-driven simulation is an important technique used in the evaluation of computer architecture innovations. However using it for studying parallel computers and applications is...
Xiaofeng Gao, Allan Snavely, Larry Carter
ARITH
1993
IEEE
14 years 27 days ago
Fast implementations of RSA cryptography
We detail and analyse the critical techniques which may be combined in the design of fast hardware for RSA cryptography: chinese remainders, star chains, Hensel's odd divisio...
Mark Shand, Jean Vuillemin
BMCBI
2008
79views more  BMCBI 2008»
13 years 9 months ago
A high-throughput pipeline for designing microarray-based pathogen diagnostic assays
Background: We present a methodology for high-throughput design of oligonucleotide fingerprints for microarray-based pathogen diagnostic assays. The oligonucleotide fingerprints, ...
Ravi Vijaya Satya, Nela Zavaljevski, Kamal Kumar, ...