Sciweavers

730 search results - page 76 / 146
» Faster dimension reduction
Sort
View
FPL
2000
Springer
125views Hardware» more  FPL 2000»
14 years 11 days ago
Multiplexer Based Reconfiguration for Virtex Multipliers
A novel approach, based on a radix-4 Booth encoding, is presented for constant coefficient multipliers. The major advantage of this approach is that it reduces the amount of reconf...
Tim Courtney, Richard H. Turner, Roger Woods
DCC
1995
IEEE
14 years 10 days ago
Quadtree Based JBIG Compression
A JBIG compliant, quadtree based, lossless image compression algorithm is described. In terms of the number of arithmetic coding operations required to code an image, this algorit...
Boyd Fowler, Ronald Arps, Abbas El Gamal, D. Yang
ASPDAC
2005
ACM
131views Hardware» more  ASPDAC 2005»
13 years 10 months ago
Analysis of buffered hybrid structured clock networks
- This paper presents a novel approach for fast transient analysis of buffered hybrid structured clock networks. The new method applies structure reduction and relaxed hierarchical...
Yi Zou, Qiang Zhou, Yici Cai, Xianlong Hong, Sheld...
ICONIP
2007
13 years 10 months ago
Principal Component Analysis for Sparse High-Dimensional Data
Abstract. Principal component analysis (PCA) is a widely used technique for data analysis and dimensionality reduction. Eigenvalue decomposition is the standard algorithm for solvi...
Tapani Raiko, Alexander Ilin, Juha Karhunen
WSC
2001
13 years 10 months ago
Resource graphs for modeling large-scale, highly congested systems
Simulations often execute too slowly to be effective tools for decision-making. In particular, this problem has been found in semiconductor manufacturing where conventional job-dr...
Paul Hyden, Lee Schruben, Theresa M. Roeder