Sciweavers

372 search results - page 12 / 75
» Fault simulation on reconfigurable hardware
Sort
View
IPPS
1999
IEEE
14 years 6 days ago
A Dynamic Fault-Tolerant Mesh Architecture
A desired mesh architecture, based on connected-cycle modules, is constructed. To enhance the reliability, multiple bus sets and spare nodes are dynamically inserted to construct m...
Jyh-Ming Huang, Ted C. Yang
ATS
2001
IEEE
121views Hardware» more  ATS 2001»
13 years 11 months ago
Simulation-Based Diagnosis for Crosstalk Faults in Sequential Circuits
Hiroshi Takahashi, Marong Phadoongsidhi, Yoshinobu...
ARC
2009
Springer
175views Hardware» more  ARC 2009»
14 years 2 months ago
A Hardware Accelerated Simulation Environment for Spiking Neural Networks
Spiking Neural Networks (SNNs) model the biological functions of the human brain enabling neuro/computer scientists to investigate how arrays of neurons can be used to solve comput...
Brendan P. Glackin, Jim Harkin, T. Martin McGinnit...
FPL
2006
Springer
99views Hardware» more  FPL 2006»
13 years 11 months ago
Reconfiguration and Fine-Grained Redundancy for Fault Tolerance in FPGAs
As manufacturing technology enters the ultra-deep submicron era, wafer yields are destined to drop due to higher occurrence of physical defects on the die. This paper proposes a y...
Nicola Campregher, Peter Y. K. Cheung, George A. C...
EH
2000
IEEE
156views Hardware» more  EH 2000»
14 years 10 days ago
Evolution of Analog Circuits on Field Programmable Transistor Arrays
Evolvable Hardware (EHW) refers to HW design and selfreconfiguration using evolutionary/genetic mechanisms. The paper presents an overview of some key concepts of EHW, describing ...
Adrian Stoica, Didier Keymeulen, Ricardo Salem Zeb...