Sciweavers

531 search results - page 13 / 107
» Field-Programmable Gate Arrays
Sort
View
TCAD
2008
112views more  TCAD 2008»
13 years 10 months ago
Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs
Boolean matching is one of the enabling techniques for technology mapping and logic resynthesis of Field Programmable Gate Array (FPGA). SAT-based Boolean matching (SAT-BM) has bee...
Yu Hu, Victor Shih, Rupak Majumdar, Lei He
ERSA
2009
147views Hardware» more  ERSA 2009»
13 years 8 months ago
Fault Avoidance in Medium-Grain Reconfigurable Hardware Architectures
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...
Kylan Robinson, José G. Delgado-Frias
AHS
2006
IEEE
127views Hardware» more  AHS 2006»
14 years 2 months ago
Using Hardware-Based Particle Swarm Method for Dynamic Optimization of Adaptive Array Antennas
The following article describes and discusses the suitability of the particle swarm optimization (PSO) for the employment with blind adaptation of the directional characteristic o...
Gabriella Kókai, Tonia Christ, Hans Holm Fr...
DAC
2005
ACM
14 years 24 days ago
Exploring technology alternatives for nano-scale FPGA interconnects
Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies. On the ...
Aman Gayasen, Narayanan Vijaykrishnan, Mary Jane I...
EH
2000
IEEE
183views Hardware» more  EH 2000»
14 years 3 months ago
A Reconfigurable Platform for the Automatic Synthesis of Analog Circuits
Reconfigurable chips are integrated circuits whose internal connections can be programmed by the user to attend a specific application. Field Programmable Gate Arrays (FPGAs) and ...
Ricardo Salem Zebulum, Cristina Costa Santini, Hel...