Sciweavers

752 search results - page 5 / 151
» Finite-State Modeling, Analysis and Testing of System Vulner...
Sort
View
DSN
2002
IEEE
14 years 9 days ago
Model Checking Safety Properties of Servo-Loop Control Systems
This paper presents the experiences of using a symbolic model checker to check the safety properties of a servoloop control system. Symbolic model checking has been shown to be be...
M. Edwin Johnson
ICICS
2005
Springer
14 years 24 days ago
Network Vulnerability Analysis Through Vulnerability Take-Grant Model (VTG)
Modeling and analysis of information system vulnerabilities helps us to predict possible attacks to networks using the network configuration and vulnerabilities information. As a f...
Hamid Reza Shahriari, Reza Sadoddin, Rasool Jalili...
PTS
2004
94views Hardware» more  PTS 2004»
13 years 8 months ago
FSM Based Interoperability Testing Methods for Multi Stimuli Model
In this paper, we propose two fault models and methods for the derivation of interoperability test suites when the system implementation is given in the form of two deterministic c...
Khaled El-Fakih, Vadim Trenkaev, Natalia Spitsyna,...
EUROMICRO
2009
IEEE
13 years 11 months ago
Formal Semantics of the ProCom Real-Time Component Model
ProCom is a new component model for real-time and embedded systems, targeting the domains of vehicular and telecommunication systems. In this paper, we describe how the architectur...
Aneta Vulgarakis, Jagadish Suryadevara, Jan Carlso...
APSEC
2009
IEEE
13 years 5 months ago
A Formal Framework to Integrate Timed Security Rules within a TEFSM-Based System Specification
Abstract--Formal methods are very useful in software industry and are becoming of paramount importance in practical engineering techniques. They involve the design and the modeling...
Wissam Mallouli, Amel Mammar, Ana R. Cavalli