Sciweavers

578 search results - page 92 / 116
» Flow Map Layout
Sort
View
143
Voted
IPPS
2003
IEEE
15 years 9 months ago
System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC
To cope with the increasing demand for higher computational power and flexibility, dynamically reconfigurable blocks become an important part inside a system-on-chip. Several meth...
Antti Pelkonen, Kostas Masselos, Miroslav Cup&aacu...
GLOBECOM
2010
IEEE
15 years 1 months ago
Achieving Full Rate Network Coding with Constellation Compatible Modulation and Coding
Network coding is an effective method to improving relay efficiency by reducing the number of transmissions. However, its performance is limited by several factors such as packet l...
Suhua Tang, Hiroyuki Yomo, Tetsuro Ueda, Ryu Miura...
153
Voted
CGF
2010
143views more  CGF 2010»
15 years 1 months ago
A Smoke Visualization Model for Capturing Surface-Like Features
Incense, candle smoke and cigarette smoke often exhibit smoke flows with a surface-like appearance. Although delving into well-known computational fluid dynamics may provide a sol...
Jinho Park, Yeongho Seol, Frederic Cordier, Junyon...
143
Voted
ICS
2009
Tsinghua U.
15 years 10 months ago
High-performance CUDA kernel execution on FPGAs
In this work, we propose a new FPGA design flow that combines the CUDA programming model from Nvidia with the state of the art high-level synthesis tool AutoPilot from AutoESL, to...
Alexandros Papakonstantinou, Karthik Gururaj, John...
SASP
2008
IEEE
183views Hardware» more  SASP 2008»
15 years 10 months ago
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor
Different approaches have been proposed over the years for automatically transforming High-Level-Languages (HLL) descriptions of applications into custom hardware implementations. ...
Alexandros Papakonstantinou, Deming Chen, Wen-mei ...