Sciweavers

575 search results - page 10 / 115
» Formal Coverification of Embedded Systems Using Model Checki...
Sort
View
SIGMETRICS
2008
ACM
130views Hardware» more  SIGMETRICS 2008»
13 years 6 months ago
Using probabilistic model checking in systems biology
Probabilistic model checking is a formal verification framework for systems which exhibit stochastic behaviour. It has been successfully applied to a wide range of domains, includ...
Marta Z. Kwiatkowska, Gethin Norman, David Parker
CORR
2010
Springer
178views Education» more  CORR 2010»
13 years 6 months ago
Formalization of the data flow diagram rules for consistency check
In system development life cycle (SDLC), a system model can be developed using Data Flow Diagram (DFD). DFD is graphical diagrams for specifying, constructing and visualizing the ...
Rosziati Ibrahim, Siow Yen yen
FMCAD
2000
Springer
13 years 10 months ago
The Semantics of Verilog Using Transition System Combinators
Abstract. Since the advent of model checking it is becoming more common for languages to be given a semantics in terms of transition systems. Such semantics allow to model check pr...
Gordon J. Pace
FORMATS
2009
Springer
14 years 1 months ago
Analyzing Real-Time Event-Driven Programs
Embedded real-time systems are typically programmed in low-level languages which provide support for event-driven task processing and real-time interrupts. We show that the model c...
Pierre Ganty, Rupak Majumdar
FMICS
2007
Springer
14 years 26 days ago
Machine Checked Formal Proof of a Scheduling Protocol for Smartcard Personalization
Using PVS (Prototype Verification System), we prove that an industry designed scheduler for a smartcard personalization machine is safe and optimal. This scheduler has previously ...
Leonard Lensink, Sjaak Smetsers, Marko C. J. D. va...