575 search results - page 12 / 115 » Formal Coverification of Embedded Systems Using Model Checki... |
JSA
2008
13 years 6 months ago
2008
We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describ...
APSEC
2009
IEEE
13 years 4 months ago
2009
IEEE
Abstract--Formal methods are very useful in software industry and are becoming of paramount importance in practical engineering techniques. They involve the design and the modeling...
SAFECOMP
2007
Springer
14 years 25 days ago
2007
Springer
With the rapid progress in science and technology, we find ubiquitous use of safety-critical systems in avionics, consumer electronics, and medical instruments. In such systems, u...
ECBS
2010
IEEE
14 years 1 months ago
2010
IEEE
—One of the key challenges in modern real-time embedded systems is safe composition of different software components. Formal verification techniques provide the means for design...
HASE
2007
IEEE
13 years 10 months ago
2007
IEEE
We present a tool-supported approach to the validation of system-level timing properties in formal models of distributed real-time embedded systems. Our aim is to provide system a...