Sciweavers

575 search results - page 65 / 115
» Formal Coverification of Embedded Systems Using Model Checki...
Sort
View
CONCUR
1989
Springer
14 years 17 days ago
Using the Temporal Logic RDL for Design Specifications
In summary, RDL is an intuitionistic temporal logic for the specification of requirements and design of time-dependent systems. Coverage of RDL includes a backward chaining theore...
Dov M. Gabbay, Ian M. Hodkinson, Anthony Hunter
SCP
2010
155views more  SCP 2010»
13 years 6 months ago
Type inference and strong static type checking for Promela
The SPIN model checker and its specification language Promela have been used extensively in industry and academia to check logical properties of distributed algorithms and protoc...
Alastair F. Donaldson, Simon J. Gay
APSEC
2005
IEEE
14 years 2 months ago
Consistency and Interoperability Checking for Component Interaction Rules
In component-based software development, it is important to ensure interoperability between components based on their unambiguous semantic descriptions, in order to obtain a viabl...
Yan Jin, Jun Han
SIGSOFT
2005
ACM
14 years 9 months ago
Fluent temporal logic for discrete-time event-based models
Fluent model checking is an automated technique for verifying that an event-based operational model satisfies some state-based declarative properties. The link between the event-b...
Emmanuel Letier, Jeff Kramer, Jeff Magee, Sebasti&...
DFG
2004
Springer
14 years 7 days ago
Verification of PLC Programs Given as Sequential Function Charts
Programmable Logic Controllers (PLC) are widespread in the manufacturing and processing industries to realize sequential procedures and to avoid safety-critical states. For the spe...
Nanette Bauer, Sebastian Engell, Ralf Huuck, Sven ...