Sciweavers

478 search results - page 28 / 96
» Formal Methods for Specifying, Validating, and Verifying Req...
Sort
View
JIPS
2010
107views more  JIPS 2010»
13 years 3 months ago
Incremental Model-based Test Suite Reduction with Formal Concept Analysis
Test scenarios can be derived based on some system models for requirements validation purposes. Model-based test suite reduction aims to provide a smaller set of test scenarios whi...
Pin Ng, Richard Y. K. Fung, Ray W. M. Kong
SOFSEM
2007
Springer
14 years 2 months ago
Improved Processing of Textual Use Cases: Deriving Behavior Specifications
The requirements for a system are often specified as textual use cases. Although they are written in natural language, the simple and uniform sentence structure used makes automate...
Jaroslav Drazan, Vladimir Mencl
FMCAD
2009
Springer
14 years 3 months ago
Assume-guarantee validation for STE properties within an SVA environment
Abstract—Symbolic Trajectory Evaluation is an industrialstrength verification method, based on symbolic simulation and abstraction, that has been highly successful in data path ...
Zurab Khasidashvili, Gavriel Gavrielov, Tom Melham
POPL
2006
ACM
14 years 9 months ago
Formal certification of a compiler back-end or: programming a compiler with a proof assistant
This paper reports on the development and formal certification (proof of semantic preservation) of a compiler from Cminor (a Clike imperative language) to PowerPC assembly code, u...
Xavier Leroy
APSEC
2009
IEEE
13 years 6 months ago
A Formal Framework to Integrate Timed Security Rules within a TEFSM-Based System Specification
Abstract--Formal methods are very useful in software industry and are becoming of paramount importance in practical engineering techniques. They involve the design and the modeling...
Wissam Mallouli, Amel Mammar, Ana R. Cavalli