Sciweavers

1525 search results - page 73 / 305
» Formal Models for Communication-Based Design
Sort
View
INFORMATICALT
1998
145views more  INFORMATICALT 1998»
13 years 7 months ago
Design of Reusable VHDL Component Using External Functions
This paper describes a method how to represent and build a reusable VHDL component. By that component we can, for example, describe a family of the relative VHDL models. To represe...
Vytautas Stuikys
ICSR
2009
Springer
14 years 2 months ago
Introducing Motivations in Design Pattern Representation
Abstract. Design pattern formalization is aimed at encouraging the use of design patterns during the design phase. Many approaches focuses on providing solutions with a graphical n...
Luca Sabatucci, Massimo Cossentino, Angelo Susi
MEMOCODE
2007
IEEE
14 years 2 months ago
Towards Equivalence Checking Between TLM and RTL Models
The always increasing complexity of digital system is overcome in design flows based on Transaction Level Modeling (TLM) by designing and verifying the system at difbstraction le...
Nicola Bombieri, Franco Fummi, Graziano Pravadelli...
VLSID
2000
IEEE
121views VLSI» more  VLSID 2000»
14 years 12 days ago
Design of Synchronous Action Systems
The action systems framework has recently been applied to the area of synchronous VLSI design. In this paper, we present a set of concepts necessary in the formal design of synchr...
Juha Plosila, Tiberiu Seceleanu
FDL
2008
IEEE
13 years 9 months ago
RTL Generation of Channel Architecture Templates for a Template-based SoC Design Flow
In this paper, we propose the design methodology for communication channel templates from formal specification to RTL description. In this flow, design and verification start from...
Jinhyun Cho, Soonwoo Choi, Soo Chae