Sciweavers

726 search results - page 5 / 146
» Formal Verification and Validation of Interactive Systems Sp...
Sort
View
CORR
2008
Springer
144views Education» more  CORR 2008»
13 years 8 months ago
Modular Compilation of a Synchronous Language
Synchronous languages rely on formal methods to ease the development of applications in an efficient and reusable way. Formal methods have been advocated as a means of increasing t...
Annie Ressouche, Daniel Gaffé, Valér...
ISORC
2000
IEEE
14 years 4 hour ago
Verification of UML-Based Real-Time System Designs by Means of cTLA
The Unified Modeling Language UML is well-suited for the design of real-time systems. In particular, the design of dynamic system behaviors is supported by interaction diagrams an...
Günter Graw, Peter Herrmann, Heiko Krumm
UML
2004
Springer
14 years 1 months ago
System-on-Chip Verification Process Using UML
Abstract. In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze a...
Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro...
IJCSA
2006
95views more  IJCSA 2006»
13 years 8 months ago
Modeling and Formal Verification of DHCP Using SPIN
The Dynamic Host Configuration Protocol (DHCP) is a widely used communication protocol. In this paper, a portion of the protocol is chosen for modeling and verification, namely th...
Syed M. S. Islam, Mohammed H. Sqalli, Sohel Khan
CII
2006
67views more  CII 2006»
13 years 8 months ago
A formal verification framework and associated tools for Enterprise Modeling: Application to UEML
The aim of this paper is to propose and apply a verification and validation approach to Enterprise Modeling that enables the user to improve the relevance and correctness, the sui...
Vincent Chapurlat, Bernard Kamsu Foguem, Fran&cced...