Sciweavers

714 search results - page 32 / 143
» Formal Verification of Cognitive Models
Sort
View
ACSC
2004
IEEE
14 years 7 days ago
Formalization of UML Statechart Models Using Concurrent Regular Expressions
The Unified Modeling Language (UML) is widely used in the software development process for specification of system based on the object-oriented paradigm. Thought the current versi...
S. Jansamak, A. Surarerks
ENTCS
2006
109views more  ENTCS 2006»
13 years 8 months ago
Incremental Verification for On-the-Fly Controller Synthesis
The CIRCA system automatically synthesizes hard real-time discrete event controllers from plant and environment descriptions. CIRCA's automatically-synthesized controllers pr...
David J. Musliner, Michael J. S. Pelican, Robert P...
ATAL
2005
Springer
14 years 2 months ago
Formal Modeling and Analysis of Organizations
A new, formal, role-based, framework for modeling and analyzing both real world and artificial organizations is introduced. It exploits static and dynamic properties of the organiz...
Egon L. van den Broek, Catholijn M. Jonker, Alexei...
IJNSEC
2010
145views more  IJNSEC 2010»
13 years 3 months ago
Formal Specification of Common Criteria Based Access Control Policy Model
One of the major threats that an enterprise Information system networks are facing today is the Insider threat. As part of the Insider Threat study, lack of an effective access co...
Manpreet Singh, Manjeet S. Patterh
EUROMICRO
2000
IEEE
14 years 27 days ago
Formal Coverification of Embedded Systems Using Model Checking
The complexity of embedded systems is increasing rapidly. In consequence, new verification techniques that overcome the limitations of traditional methods and are suitable for har...
Luis Alejandro Cortés, Petru Eles, Zebo Pen...