Sciweavers

176 search results - page 18 / 36
» Formal Verification of Gate-Level Computer Systems
Sort
View
ETFA
2006
IEEE
15 years 6 months ago
Verification of The Minimum Cost Forwarding Protocol for Wireless Sensor Networks
Wireless sensor networks (WSN) consist of small self-contained devices with computational, sensing and wireless communication capabilities. They allow flexible, powerful, tetherles...
William D. Henderson, Steven Tron
EJC
2008
15 years 3 months ago
Center Fragments for Upscaling and Verification in Database Semantics
The notion of a fragment was coined by Montague 1974 to illustrate the formal handling of certain puzzles, such as de dicto/de re, in a truth-conditional semantics for natural lan...
Roland Hausser
ARTS
1997
Springer
15 years 6 months ago
The Verus Language: Representing Time Efficiently with BDDs
There have been significant advances on formal methods to verify complex systems recently. Nevertheless, these methods have not yet been accepted as a realistic alternative to the ...
Sérgio Vale Aguiar Campos, Edmund M. Clarke
ICDCSW
2006
IEEE
15 years 8 months ago
Fault-Tolerance Verification of the Fluids and Combustion Facility of the International Space Station
The Fluids and Combustion Facility (FCF) will be a permanent modular, multi-user facility used to accommodate microgravity science experiments in the U.S. Laboratory Module onboar...
Raquel S. Whittlesey-Harris, Mikhail Nesterenko
SIGSOFT
2007
ACM
16 years 3 months ago
Quantitative verification: models techniques and tools
Automated verification is a technique for establishing if certain properties, usually expressed in temporal logic, hold for a system model. The model can be defined using a high-l...
Marta Z. Kwiatkowska