216 search results - page 44 / 44 » Formal Verification of Safety Properties in Timed Circuits |
ISCA
2002
IEEE
13 years 11 months ago
2002
IEEE
Many emerging processor microarchitectures seek to manage technological constraints (e.g., wire delay, power, and circuit complexity) by resorting to nonuniform designs that provi...