Sciweavers

97 search results - page 4 / 20
» Formal verification of behavioral VHDL specifications: a cas...
Sort
View
IJNSEC
2010
145views more  IJNSEC 2010»
13 years 5 months ago
Formal Specification of Common Criteria Based Access Control Policy Model
One of the major threats that an enterprise Information system networks are facing today is the Insider threat. As part of the Insider Threat study, lack of an effective access co...
Manpreet Singh, Manjeet S. Patterh
ICST
2009
IEEE
13 years 8 months ago
Putting Formal Specifications under the Magnifying Glass: Model-based Testing for Validation
A software development process is conceptually an abstract form of model transformation, starting from an enduser model of requirements, through to a system model for which code c...
Emine G. Aydal, Richard F. Paige, Mark Utting, Jim...
ICECCS
1999
IEEE
140views Hardware» more  ICECCS 1999»
14 years 2 months ago
Practical Considerations in Protocol Verification: The E-2C Case Study
We report on our efforts to formally specify and verify a new protocol of the E-2C Hawkeye Early Warning Aircraft. The protocol, which is currently in test at Northrop Grumman, su...
Yifei Dong, Scott A. Smolka, Eugene W. Stark, Step...
FMCAD
2007
Springer
14 years 4 months ago
Formal Verification of Partial Good Self-Test Fencing Structures
— The concept of applying partial fencing to logic built-in self test (LBIST) hardware structures for the purpose of using partially good chips is well known in the chip design i...
Adrian E. Seigler, Gary A. Van Huben, Hari Mony
BMCBI
2006
147views more  BMCBI 2006»
13 years 10 months ago
A case study in pathway knowledgebase verification
Background: Biological databases and pathway knowledgebases are proliferating rapidly. We are developing software tools for computer-aided hypothesis design and evaluation, and we...
Stephen A. Racunas, Nigam Shah, Nina V. Fedoroff