Sciweavers

143 search results - page 19 / 29
» Game Engineering for a Multiprocessor Architecture
Sort
View
CCECE
2006
IEEE
14 years 2 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya
CODES
2008
IEEE
14 years 3 months ago
A security monitoring service for NoCs
As computing and communications increasingly pervade our lives, security and protection of sensitive data and systems are emerging as extremely important issues. Networks-onChip (...
Leandro Fiorin, Gianluca Palermo, Cristina Silvano
DSRT
2005
IEEE
14 years 2 months ago
A Simple Distributed Simulation Architecture for Emergency Response Exercises
This paper describes a simple distributed simulation for support of emergency response exercises. The simulation, called the Immersive Synthetic Environment for Exercises (ISEE), ...
Dennis McGrath, Amy Hunt, Marion Bates
CODES
2002
IEEE
14 years 1 months ago
Design of multi-tasking coprocessor control for Eclipse
Eclipse defines a heterogeneous multiprocessor architecture template for data-dependent stream processing. Intended as a scalable and flexible subsystem of forthcoming media-proce...
Martijn J. Rutten, Jos T. J. van Eijndhoven, Evert...
CODES
2010
IEEE
13 years 6 months ago
Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming
The last years have shown that there is no way to disregard the advantages provided by multiprocessor System-on-Chip (MPSoC) architectures in the embedded systems domain. Using mu...
Daniel Cordes, Peter Marwedel, Arindam Mallik