11 search results - page 3 / 3 » Gate Level Fault Diagnosis in Scan-Based BIST |
GLVLSI
2008
IEEE
13 years 7 months ago
2008
IEEE
Due to the increasing complexity of today's circuits a high degree of automation in the design process is mandatory. The detection of faults and design errors is supported qu...