Sciweavers

291 search results - page 5 / 59
» Generating Unit Tests from Formal Proofs
Sort
View
ICECCS
1997
IEEE
114views Hardware» more  ICECCS 1997»
14 years 23 days ago
An approach to integration testing based on architectural descriptions
Software architectures can play a role in improving the testing process of complex systems. In particular, descriptions of the software architecture can be useful to drive integra...
Antonia Bertolino, Paola Inverardi, Henry Muccini,...
POPL
2010
ACM
14 years 6 months ago
Generating Compiler Optimizations from Proofs
We present an automated technique for generating compiler optimizations from examples of concrete programs before and after improvements have been made to them. The key technical ...
Ross Tate, Michael Stepp, Sorin Lerner
DSD
2002
IEEE
102views Hardware» more  DSD 2002»
14 years 1 months ago
Formal Verification of a DSP Chip Using an Iterative Approach
In this paper we describe a methodology for the formal verification of a DSP chip using the HOL theorem prover. We used an iterative method to specify both the behavioral and stru...
Ali Habibi, Sofiène Tahar, Adel Ghazel
KBSE
2003
IEEE
14 years 1 months ago
Tool-Assisted Unit Test Selection Based on Operational Violations
Unit testing, a common step in software development, presents a challenge. When produced manually, unit test suites are often insufficient to identify defects. The main alternativ...
Tao Xie, David Notkin
ICST
2010
IEEE
13 years 7 months ago
Timed Moore Automata: Test Data Generation and Model Checking
Abstract—In this paper we introduce Timed Moore Automata, a specification formalism which is used in industrial train control applications for specifying the real-time behavior ...
Helge Löding, Jan Peleska