Sciweavers

1262 search results - page 30 / 253
» Generating instruction sets and microarchitectures from appl...
Sort
View
ASPLOS
2008
ACM
13 years 10 months ago
Communication optimizations for global multi-threaded instruction scheduling
The recent shift in the industry towards chip multiprocessor (CMP) designs has brought the need for multi-threaded applications to mainstream computing. As observed in several lim...
Guilherme Ottoni, David I. August
SP
2009
IEEE
262views Security Privacy» more  SP 2009»
14 years 2 months ago
Automatic Reverse Engineering of Malware Emulators
Malware authors have recently begun using emulation technology to obfuscate their code. They convert native malware binaries into bytecode programs written in a randomly generated...
Monirul I. Sharif, Andrea Lanzi, Jonathon T. Giffi...
LCTRTS
2004
Springer
14 years 1 months ago
Feedback driven instruction-set extension
Application specific instruction-set processors combine an efficient general purpose core with special purpose functionality that is tailored to a particular application domain. ...
Uwe Kastens, Dinh Khoi Le, Adrian Slowik, Michael ...
ISPASS
2010
IEEE
14 years 2 months ago
Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads
Abstract—We generate and provide miniature synthetic benchmark clones for modern workloads to solve two pre-silicon design challenges, namely: 1) huge simulation time (weeks to m...
Karthik Ganesan, Jungho Jo, Lizy K. John
IUI
2003
ACM
14 years 1 months ago
Presenting route instructions on mobile devices
In this paper, we evaluate several means of presenting route instructions to a mobile user. Starting from an abstract languageindependent description of a route segment, we show h...
Christian Kray, Christian Elting, Katri Laakso, Vo...