Sciweavers

44 search results - page 5 / 9
» Generation of Executable Representation for Processor Simula...
Sort
View
IISWC
2008
IEEE
14 years 1 months ago
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
The design and evaluation of microprocessor architectures is a difficult and time-consuming task. Although small, handcoded microbenchmarks can be used to accelerate performance e...
Clay Hughes, Tao Li
WECWIS
2007
IEEE
172views ECommerce» more  WECWIS 2007»
14 years 1 months ago
An Analysis Tool for Execution of BPEL Services
Business Process Execution Language (BPEL) is an XML-based language for specifying services. There have been numerous recent research and development efforts in both statically an...
Ariane Gravel, Xiang Fu, Jianwen Su
IPPS
2003
IEEE
14 years 6 days ago
Extending OpenMP to Support Slipstream Execution Mode
OpenMP has emerged as a widely accepted standard for writing shared memory programs. Hardware-specific extensions such as data placement are usually needed to improve the scalabi...
Khaled Z. Ibrahim, Gregory T. Byrd
FDL
2004
IEEE
13 years 10 months ago
Real-Time Operating System Services for Realistic SystemC Simulation Models of Embedded Systems
gn process of embedded systems moves currently towards higher levels of abstraction. As a consequence, a need arises for an early and realistic assessment of system level design d...
P. Hastono, Stephan Klaus, Sorin A. Huss
VEE
2009
ACM
246views Virtualization» more  VEE 2009»
14 years 1 months ago
Tracing for web 3.0: trace compilation for the next generation web applications
Today’s web applications are pushing the limits of modern web browsers. The emergence of the browser as the platform of choice for rich client-side applications has shifted the ...
Mason Chang, Edwin W. Smith, Rick Reitmaier, Micha...