Sciweavers

25 search results - page 3 / 5
» Global Multi-Threaded Instruction Scheduling
Sort
View
CORR
2011
Springer
207views Education» more  CORR 2011»
13 years 3 months ago
The AllDifferent Constraint with Precedences
We propose ALLDIFFPREC, a new global constraint that combines together an ALLDIFFERENT constraint with precedence constraints that strictly order given pairs of variables. We ident...
Christian Bessiere, Nina Narodytska, Claude-Guy Qu...
ISWC
1997
IEEE
14 years 24 days ago
Metronaut: A Wearable Computer with Sensing and Global Communication Capabilities
Metronaut is a novel wearable computer which captures information, senses position, provides wide range communications, consumes less than one watt of power, and weighs less than ...
Asim Smailagic, Richard Martin
IEEEPACT
2000
IEEE
14 years 29 days ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
HPCA
2004
IEEE
14 years 9 months ago
Reducing the Scheduling Critical Cycle Using Wakeup Prediction
For highest performance, a modern microprocessor must be able to determine if an instruction is ready in the same cycle in which it is to be selected for execution. This creates a...
Todd E. Ehrhart, Sanjay J. Patel
RTSS
2002
IEEE
14 years 1 months ago
Soft Real- Time Scheduling on Simultaneous Multithreaded Processors
Simultaneous multithreading (SMT) improves processor throughput by processing instructions from multiple threads each cycle. This is the first work to explore soft real-time sche...
Rohit Jain, Christopher J. Hughes, Sarita V. Adve