Sciweavers

403 search results - page 44 / 81
» Gradient clock synchronization
Sort
View
IPPS
2008
IEEE
14 years 3 months ago
Accurately measuring collective operations at massive scale
Accurate, reproducible and comparable measurement of collective operations is a complicated task. Although Different measurement schemes are implemented in wellknown benchmarks, m...
Torsten Hoefler, Timo Schneider, Andrew Lumsdaine
ICCD
1995
IEEE
51views Hardware» more  ICCD 1995»
14 years 6 days ago
Implementing a STARI chip
STARI is a high-speed signaling technique that uses both synchronous and self-timed circuits. To demonstrate STARI, a chip has been fabricated using the MOSIS 2 CMOS process. In a...
Mark R. Greenstreet
INFOCOM
2006
IEEE
14 years 2 months ago
Time Synchronization for High Latency Acoustic Networks
— Distributed time synchronization is an important part of a sensor network where sensing and actuation must be coordinated across multiple nodes. Several time synchronization pr...
Affan A. Syed, John S. Heidemann
ASYNC
2003
IEEE
86views Hardware» more  ASYNC 2003»
14 years 1 months ago
A High-Speed Clockless Serial Link Transceiver
We present a high-speed, clockless, serial link transceiver for inter-chip communication in asynchronous VLSI systems. Serial link transceivers achieve high offchip data rates by ...
John Teifel, Rajit Manohar
ASYNC
2000
IEEE
107views Hardware» more  ASYNC 2000»
14 years 1 months ago
AMULET3i - An Asynchronous System-on-Chip
AMULET3i is the third generation asynchronous ARMcompatible microprocessor subsystem developed at the University of Manchester. It is internally modular, being based around the MA...
Jim D. Garside, W. J. Bainbridge, Andrew Bardsley,...