Sciweavers

103 search results - page 10 / 21
» Hardware Software Co-Design for Matrix Computations on Recon...
Sort
View
CODES
2009
IEEE
13 years 11 months ago
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems
Field-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhance...
Vincenzo Rana, Srinivasan Murali, David Atienza, M...
ERSA
2006
102views Hardware» more  ERSA 2006»
13 years 8 months ago
Process Isolation for Reconfigurable Hardware
One of the pillars of trust-worthy computing is process isolation, the ability to keep process data private from other processes running on the same device. While embedded operati...
Herwin Chan, Patrick Schaumont, Ingrid Verbauwhede
LCPC
2000
Springer
13 years 10 months ago
SmartApps: An Application Centric Approach to High Performance Computing
State-of-the-art run-time systems are a poor match to diverse, dynamic distributed applications because they are designed to provide support to a wide variety of applications, with...
Lawrence Rauchwerger, Nancy M. Amato, Josep Torrel...
FPL
2005
Springer
138views Hardware» more  FPL 2005»
14 years 18 days ago
Snort Offloader: A Reconfigurable Hardware NIDS Filter
Software-based Network Intrusion Detection Systems (NIDS) often fail to keep up with high-speed network links. In this paper an FPGA-based pre-filter is presented that reduces th...
Haoyu Song, Todd S. Sproull, Michael Attig, John W...
FPL
2006
Springer
96views Hardware» more  FPL 2006»
13 years 10 months ago
High Speed Document Clustering in Reconfigurable Hardware
High-performance document clustering systems enable similar documents to automatically self-organize into groups. In the past, the large amount of computational time needed to clu...
G. Adam Covington, Charles L. G. Comstock, Andrew ...