Sciweavers

    315 search results - page 35 / 63
    » Hardware software partitioning of software binaries
    Sort
    View
    JUCS
    2010
    143views more  JUCS 2010»
    Design of Arbiters and Allocators Based on Multi-Terminal BDDs
    13 years 6 months ago
    Design of Arbiters and Allocators Based on Multi-Terminal BDDs
    Download  www.jucs.org
    : Assigning one (more) shared resource(s) to several requesters is a function of arbiters (allocators). This class of decision-making modules can be implemented in a number of ways...
    Václav Dvorák, Petr Mikusek
    claim paper
    Read More »
    FMSD
    2007
    110views more  FMSD 2007»
    Exploiting interleaving semantics in symbolic state-space generation
    13 years 7 months ago
    Exploiting interleaving semantics in symbolic state-space generation
    Download  www.cs.ucr.edu
    Symbolic techniques based on Binary Decision Diagrams (BDDs) are widely employed for reasoning about temporal properties of hardware circuits and synchronous controllers. However, ...
    Gianfranco Ciardo, Gerald Lüttgen, Andrew S. ...
    claim paper
    Read More »
    DSN
    2007
    IEEE
    224views Computer Networks» more  DSN 2007»
    Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
    14 years 1 months ago
    Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
    Download  www.eecs.harvard.edu
    Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
    Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
    claim paper
    Read More »
    ERSA
    2009
    185views Hardware» more  ERSA 2009»
    Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX
    13 years 5 months ago
    Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX
    Download  homepages.uni-paderborn.de
    In this paper, we introduce the Woolcano reconfigurable processor architecture. The architecture is based on the Xilinx Virtex-4 FX FPGA and leverages the Auxiliary Processing Uni...
    Mariusz Grad, Christian Plessl
    claim paper
    Read More »
    LCTRTS
    2009
    Springer
    151views System Software» more  LCTRTS 2009»
    Synergistic execution of stream programs on multicores with accelerators
    14 years 2 months ago
    Synergistic execution of stream programs on multicores with accelerators
    Download  drona.csa.iisc.ernet.in
    The StreamIt programming model has been proposed to exploit parallelism in streaming applications on general purpose multicore architectures. The StreamIt graphs describe task, da...
    Abhishek Udupa, R. Govindarajan, Matthew J. Thazhu...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.