Sciweavers

901 search results - page 14 / 181
» Hiding Communication Latency in Data Parallel Applications
Sort
View
NORDSEC
2009
Springer
14 years 2 months ago
A Parallelism-Based Approach to Network Anonymization
Considering topologies of anonymous networks we used to organizing anonymous communications into hard to trace paths, composed of several middleman nodes, towards hiding communicat...
Igor Margasinski
CORR
2007
Springer
154views Education» more  CORR 2007»
13 years 7 months ago
Application of a design space exploration tool to enhance interleaver generation
This paper presents a methodology to efficiently explore the design space of communication adapters. In most digital signal processing (DSP) applications, the overall performance ...
Cyrille Chavet, Philippe Coussy, Pascal Urard, Eri...
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
13 years 12 months ago
Impact of Sharing-Based Thread Placement on Multithreaded Architectures
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...
Radhika Thekkath, Susan J. Eggers
ICPP
1993
IEEE
13 years 12 months ago
Scalability Study of the KSR-1
Scalability of parallel architectures is an interesting area of current research. Shared memory parallel programming is attractive stemming from its relative ease in transitioning...
Umakishore Ramachandran, Gautam Shah, Ravi Kumar, ...
HPDC
1997
IEEE
13 years 12 months ago
Cut-Through Delivery in Trapeze: An Exercise in Low-Latency Messaging
New network technology continues to improve both the latency and bandwidth of communication in computer clusters. The fastest high-speed networks approach or exceed the I/O bus ba...
Ken Yocum, Jeffrey S. Chase, Andrew J. Gallatin, A...