Sciweavers

251 search results - page 13 / 51
» Hierarchical Modeling and Simulation of Large Analog Circuit...
Sort
View
ICCAD
2003
IEEE
198views Hardware» more  ICCAD 2003»
14 years 4 months ago
A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits
This paper introduces a CAD framework for co-simulation of hybrid circuits containing CMOS and SET (Single Electron Transistor) devices. An improved analytical model for SET is al...
Santanu Mahapatra, Kaustav Banerjee, Florent Pegeo...
IEICET
2007
75views more  IEICET 2007»
13 years 7 months ago
An Inhibitory Neural-Network Circuit Exhibiting Noise Shaping with Subthreshold MOS Neuron Circuits
We designed subthreshold analog MOS circuits implementing an inhibitory network model that performs noise-shaping pulse-density modulation with noisy neural elements. Our aim is t...
Akira Utagawa, Tetsuya Asai, Tetsuya Hirose, Yoshi...
DATE
2002
IEEE
95views Hardware» more  DATE 2002»
14 years 15 days ago
Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses
Due to the increasing operating frequencies and the manner in which the corresponding integrated circuits and systems must be designed, the extraction, modeling and simulation of ...
Hui Zheng, Lawrence T. Pileggi, Michael W. Beattie...
FDL
2006
IEEE
14 years 1 months ago
Randomized Simulation of Hybrid Systems For Circuit Validation
Abstract. The paper proposes a simulation-based method for validating analog and mixed-signal circuits, using the hybrid systems methodology. This method builds upon RRT (Rapidly-e...
Thao Dang, Tarik Nahhal
DSRT
2006
IEEE
14 years 1 months ago
Real Time P2P Network Simulation for Very Large Virtual Environment
The ever increasing speed of Internet connections has led to a point where it is actually possible for every end user to seamlessly share data on Internet. Peer-To-Peer (P2P) netw...
Romain Cavagna, Christian Bouville, Jér&oci...