Sciweavers

253 search results - page 35 / 51
» High Level Programming Methodologies for Data Intensive Comp...
Sort
View
COMPSAC
1999
IEEE
15 years 6 months ago
Dynamic Software Architecture Slicing
As the complexity of software systems increases, so need for a good mechanism of abstraction. architecture design is an abstraction, hiding an immense amount of details about the ...
Taeho Kim, Yeong-Tae Song, Lawrence Chung, Dung T....
ICS
1993
Tsinghua U.
15 years 6 months ago
The EM-4 Under Implicit Parallelism
: The EM-4 is a supercomputer that offers very fast inter processor communication and support for multi threading. In this paper we demonstrate that the EM-4, Together with an auto...
Lubomir Bic, Mayez A. Al-Mouhamed
CF
2007
ACM
15 years 6 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
153
Voted
TOG
2012
266views Communications» more  TOG 2012»
13 years 4 months ago
Structure-aware synthesis for predictive woven fabric appearance
Woven fabrics have a wide range of appearance determined by their small-scale 3D structure. Accurately modeling this structural detail can produce highly realistic renderings of f...
Shuang Zhao, Wenzel Jakob, Steve Marschner, Kavita...
116
Voted
PPOPP
2009
ACM
16 years 2 months ago
Safe open-nested transactions through ownership
Researchers in transactional memory (TM) have proposed open nesting as a methodology for increasing the concurrency of transactional programs. The idea is to ignore "low-leve...
Kunal Agrawal, I.-Ting Angelina Lee, Jim Sukha