Sciweavers

624 search results - page 70 / 125
» High Performance Matrix Multiplication on Many Cores
Sort
View
ICPP
2009
IEEE
13 years 6 months ago
Cache-Efficient, Intranode, Large-Message MPI Communication with MPICH2-Nemesis
The emergence of multicore processors raises the need to efficiently transfer large amounts of data between local processes. MPICH2 is a highly portable MPI implementation whose l...
Darius Buntinas, Brice Goglin, David Goodell, Guil...
IPPS
2003
IEEE
14 years 2 months ago
A Framework for Portable Shared Memory Programming
Widespread adaptation of shared memory programming for High Performance Computing has been inhibited by a lack of standardization and the resulting portability problems between pl...
Martin Schulz, Sally A. McKee
SC
2009
ACM
14 years 3 months ago
Enabling software management for multicore caches with a lightweight hardware support
The management of shared caches in multicore processors is a critical and challenging task. Many hardware and OS-based methods have been proposed. However, they may be hardly adop...
Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, X...
ICSE
2009
IEEE-ACM
14 years 3 months ago
Complete and accurate clone detection in graph-based models
Model-Driven Engineering (MDE) has become an important development framework for many large-scale software. Previous research has reported that as in traditional code-based develo...
Nam H. Pham, Hoan Anh Nguyen, Tung Thanh Nguyen, J...
HEURISTICS
2000
127views more  HEURISTICS 2000»
13 years 9 months ago
Fast, Efficient Equipment Placement Heuristics for Broadband Switched or Internet Router Networks
Planning and designing the next generation of IP router or switched broadband networks seems a daunting challenge considering the many complex, interacting factors affecting the p...
Joel W. Gannett