Sciweavers

83 search results - page 2 / 17
» High-Bandwidth Address Generation Unit
Sort
View
EUC
2006
Springer
13 years 11 months ago
Custom Instruction Generation Using Temporal Partitioning Techniques for a Reconfigurable Functional Unit
Extracting appropriate custom instructions is an important phase for implementing an application on an extensible processor with a reconfigurable functional unit (RFU). Custom inst...
Farhad Mehdipour, Hamid Noori, Morteza Saheb Zaman...
APSEC
2004
IEEE
13 years 11 months ago
JAOUT: Automated Generation of Aspect-Oriented Unit Test
Unit testing is a methodology for testing small parts of an application independently of whatever application uses them. It is time consuming and tedious to write unit tests, and ...
Guoqing Xu, Zongyuan Yang, Haitao Huang, Qian Chen...
ECAI
2008
Springer
13 years 9 months ago
Using Natural Language Generation Technology to Improve Information Flows in Intensive Care Units
In the drive to improve patient safety, patients in modern intensive care units are closely monitored with the generation of very large volumes of data. Unless the data are further...
Jim Hunter, Albert Gatt, François Portet, E...
CGO
2003
IEEE
14 years 23 days ago
Addressing Mode Selection
Many processor architectures provide a set of addressing modes in their address generation units. For example DSPs (digital signal processors) have powerful addressing modes for e...
Erik Eckstein, Bernhard Scholz
ICASSP
2008
IEEE
14 years 1 months ago
Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks
Multiple memory banks design is employed in many high performance DSP processors. This architectural feature supports higher memory bandwidth by allowing multiple data memory acce...
Chun Jason Xue, Tiantian Liu, Zili Shao, Jingtong ...