Sciweavers

290 search results - page 49 / 58
» High-Speed MARS Hardware
Sort
View
GLVLSI
2003
IEEE
310views VLSI» more  GLVLSI 2003»
14 years 23 days ago
54x54-bit radix-4 multiplier based on modified booth algorithm
In this paper, we describe a low power and high speed multiplier suitable for standard cell-based ASIC design methodologies. For the purpose, an optimized booth encoder, compact 2...
Ki-seon Cho, Jong-on Park, Jin-seok Hong, Goang-se...
ISCAS
2003
IEEE
119views Hardware» more  ISCAS 2003»
14 years 22 days ago
Electrical characteristics of multi-layer power distribution grids
Abstract— The design of robust and area efficient power distribution networks for high speed, high complexity integrated circuits has become a challenging task. The integrity of...
Andrey V. Mezhiba, Eby G. Friedman
CANPC
1998
Springer
13 years 11 months ago
The Remote Enqueue Operation on Networks of Workstations
Abstract. Modern networks of workstations connected by Gigabit networks have the ability to run high-performance computing applications at a reasonable performance, but at a signi ...
Evangelos P. Markatos, Manolis Katevenis, Penny Va...
CCGRID
2005
IEEE
13 years 9 months ago
The Composite Endpoint Protocol (CEP): scalable endpoints for terabit flows
We introduce the Composite Endpoint Protocol (CEP) which efficiently composes a set of transmission elements to support high speed flows which exceed the capabilities of a single...
Eric Weigle, Andrew A. Chien
NETWORKING
2010
13 years 9 months ago
Bidirectional Range Extension for TCAM-Based Packet Classification
Abstract. Packet classification is a fundamental task for network devices such as edge routers, firewalls, and intrusion detection systems. Currently, most vendors use Ternary Cont...
Yan Sun, Min Sik Kim