Sciweavers

41 search results - page 5 / 9
» Impact of the Head-of-Line Blocking on Parallel Computer Net...
Sort
View
ICCS
2005
Springer
14 years 1 months ago
Performance and Scalability Analysis of Cray X1 Vectorization and Multistreaming Optimization
Cray X1 Fortran and C/C++ compilers provide a number of loop transformations, notably vectorization and multistreaming, in order to exploit the multistreaming processor (MSP) hard...
Sadaf R. Alam, Jeffrey S. Vetter
SBACPAD
2008
IEEE
249views Hardware» more  SBACPAD 2008»
14 years 2 months ago
Processing Neocognitron of Face Recognition on High Performance Environment Based on GPU with CUDA Architecture
This work presents an implementation of Neocognitron Neural Network, using a high performance computing architecture based on GPU (Graphics Processing Unit). Neocognitron is an ar...
Gustavo Poli, José Hiroki Saito, Joã...
SPAA
1996
ACM
14 years 2 days ago
From AAPC Algorithms to High Performance Permutation Routing and Sorting
Several recent papers have proposed or analyzed optimal algorithms to route all-to-all personalizedcommunication (AAPC) over communication networks such as meshes, hypercubes and ...
Thomas Stricker, Jonathan C. Hardwick
CLUSTER
2008
IEEE
14 years 2 months ago
Multistage switches are not crossbars: Effects of static routing in high-performance networks
Abstract—Multistage interconnection networks based on central switches are ubiquitous in high-performance computing. Applications and communication libraries typically make use o...
Torsten Hoefler, Timo Schneider, Andrew Lumsdaine
IPPS
2003
IEEE
14 years 1 months ago
Cost/Performance Tradeoffs in Network Interconnects for Clusters of Commodity PCs
The definition of a commodity component is quite obvious when it comes to the PC as a basic compute engine and building block for clusters of PCs. Looking at the options for a mo...
Christian Kurmann, Felix Rauch, Thomas Stricker