Sciweavers

3 search results - page 1 / 1
» Implementation and Performance Evaluation of M-VIA on AceNIC...
Sort
View
EUROPAR
2003
Springer
14 years 17 days ago
Implementation and Performance Evaluation of M-VIA on AceNIC Gigabit Ethernet Card
This paper describes the implementation and performance of M-VIA on the AceNIC Gigabit Ethernet card. The AceNIC adapter has several notable hardware features for high-speed commun...
In-Su Yoon, Sang-Hwa Chung, Ben Lee, Hyuk-Chul Kwo...
EXPCS
2007
13 years 11 months ago
RiceNIC: a reconfigurable network interface for experimental research and education
The evaluation of new network server architectures is usually performed experimentally using either a simulator or a hardware prototype. Accurate simulation of the hardwaresoftwar...
Jeffrey Shafer, Scott Rixner
IPPS
2002
IEEE
14 years 8 days ago
Can User-Level Protocols Take Advantage of Multi-CPU NICs?
Modern high speed interconnects such as Myrinet and Gigabit Ethernet have shifted the bottleneck in communication from the interconnect to the messaging software at the sending an...
Piyush Shivam, Pete Wyckoff, Dhabaleswar K. Panda