Sciweavers

801 search results - page 146 / 161
» Implementation and Use of Transactional Memory with Dynamic ...
Sort
View
ARCS
2010
Springer
14 years 2 months ago
How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT
This paper describes how a superscalar in-order processor must be modified to support Simultaneous Multithreading (SMT) such that time-predictability is preserved for hard real-ti...
Jörg Mische, Irakli Guliashvili, Sascha Uhrig...
IJCNN
2006
IEEE
14 years 1 months ago
Online Training of a Generalized Neuron with Particle Swarm Optimization
— Neural networks are used in a wide number of fields including signal and image processing, modeling and control and pattern recognition. Some of the most common type of neural ...
Raveesh Kiran, Sandhya R. Jetti, Ganesh K. Venayag...
PADS
2005
ACM
14 years 1 months ago
Distributed Worm Simulation with a Realistic Internet Model
Internet worm spread is a phenomenon involving millions of hosts, who interact in complex and diverse environment. Scanning speed of each infected host depends on its resources an...
Songjie Wei, Jelena Mirkovic, D. Martin Swany
LCPC
2005
Springer
14 years 1 months ago
Software Thread Level Speculation for the Java Language and Virtual Machine Environment
Thread level speculation (TLS) has shown great promise as a strategy for fine to medium grain automatic parallelisation, and in a hardware context techniques to ensure correct TLS...
Christopher J. F. Pickett, Clark Verbrugge
HPCA
2000
IEEE
13 years 12 months ago
Modified LRU Policies for Improving Second-Level Cache Behavior
Main memory accesses continue to be a significant bottleneck for applications whose working sets do not fit in second-level caches. With the trend of greater associativity in seco...
Wayne A. Wong, Jean-Loup Baer